STREETT DAREN E

Processor branch prediction circuit employing back-invalidation of prediction cache entries based on decoded branch instructions and related methods