Inventor · disambiguated record
Dennis E. Gates
Also filed as: GATES DENNIS · GATES DENNIS E · GATES DENNIS EUGENE · GATES DENNIS J
24 granted patents·4 pending applications·1,059 citations·filing 1979–2011
97Inventor score
Top patents by PatentIndex Score
28 records- 0194US6823472B1Shared resource manager for multiprocessor computer systemLSI LOGIC CORP·Filed 2000·Granted Nov 23, 2004·95 cites·25 claims
- 0293US7562176B2Apparatus and methods for clustering multiple independent PCI express hierarchiesLSI CORP·Filed 2007·Granted Jul 14, 2009·38 cites·20 claims
- 0393US5959914AMemory controller with error correction memory test applicationLSI LOGIC CORP·Filed 1998·Granted Sep 28, 1999·130 cites·18 claims
- 0492US5883909AMethod and apparatus for reducing data transfers across a memory bus of a disk array controllerLSI LOGIC CORP·Filed 1996·Granted Mar 16, 1999·198 cites·19 claims
- 0590US6216199B1Hardware mechanism for managing cache structures in a data storage systemLSI LOGIC CORP·Filed 1999·Granted Apr 10, 2001·159 cites·19 claims
- 0683US7913027B2Configurable storage array controllerLSI CORP·Filed 2009·Granted Mar 22, 2011·14 cites·8 claims
- 0781US4866601ADigital data bus architecture for computer disk drive controllerNCR CO·Filed 1987·Granted Sep 12, 1989·69 cites·6 claims
- 0880US6385683B1Methods and apparatus for raid hardware sequencing to achieve a higher performance raid architectureLSI LOGIC CORP·Filed 1999·Granted May 7, 2002·91 cites·27 claims
- 0976US6912687B1Disk array storage subsystem with parity assist circuit that uses scatter-gather listLSI LOGIC CORP·Filed 2000·Granted Jun 28, 2005·22 cites·34 claims
- 1075US7043622B2Method and apparatus for handling storage requestsLSI LOGIC CORP·Filed 2002·Granted May 9, 2006·21 cites·18 claims
- 1174US6735645B1System and method to eliminate race conditions in input/output operations for high bandwidth architecturesLSI LOGIC CORP·Filed 2001·Granted May 11, 2004·19 cites·15 claims
- 1273US4268561AMeans and method of manufacturing a high strength barTHOMPSON JAMES D·Filed 1979·Granted May 19, 1981·22 cites·9 claims
- 1371US7155537B1Infiniband isolation bridge merged with architecture of an infiniband translation bridgeLSI LOGIC CORP·Filed 2001·Granted Dec 26, 2006·15 cites·8 claims
- 1468US5634033ADisk array storage system architecture for parity operations simultaneous with other data operationsAT & T GLOBAL INF SOLUTION·Filed 1994·Granted May 27, 1997·49 cites·9 claims
- 1562US8756371B2Methods and apparatus for improved raid parity computation in a storage controllerHALL RANDY K·Filed 2011·Granted Jun 17, 2014·2 cites·17 claims
- 1662US6898666B1Multiple memory system support through segment assignmentLSI LOGIC CORP·Filed 2001·Granted May 24, 2005·8 cites·30 claims
- 1762US5734848AMethod and appartus for transferring data in a controller having centralized memorySYMBIOS LOGIC INC·Filed 1995·Granted Mar 31, 1998·41 cites·19 claims
- 1860US6917990B2Method and structure for read prefetch in a storage complex architectureLSI LOGIC CORP·Filed 2002·Granted Jul 12, 2005·7 cites·17 claims
- 1958US6356969B1Methods and apparatus for using interrupt score boarding with intelligent peripheral deviceLSI LOGIC CORP·Filed 1999·Granted Mar 12, 2002·31 cites·20 claims
- 2056US7035995B2Method and apparatus for performing a high speed binary search in time critical environmentsLSI LOGIC CORP·Filed 2002·Granted Apr 25, 2006·4 cites·22 claims
- 2155US5012127ASynchronizer circuit with asynchronous clearingNCR CO·Filed 1987·Granted Apr 30, 1991·10 cites·7 claims
- 2247US2007021239A1Gripping device for golfer's useGATES DENNIS J·Filed 2005·Application pending·0 cites
- 2344US9110796B2Apparatus and circuitry for memory-based collection and verification of data integrity informationGATES DENNIS E·Filed 2009·Granted Aug 18, 2015·0 cites·18 claims
- 2443US2008034147A1Method and system for transferring packets between devices connected to a PCI-Express busSTUBBS ROBERT·Filed 2006·Application pending·0 cites
- 2542US2003105931A1Architecture for transparent mirroringFiled 2001·Application pending·0 cites
- 2639US6654853B1Method of secondary to secondary data transfer with mirroringLSI LOGIC CORP·Filed 1996·Granted Nov 25, 2003·12 cites·36 claims
- 2734US2007258300A1Functional verification of synchronized signals using random delaysKELDERHOUSE RICHARD·Filed 2006·Application pending·0 cites
- 2832US4870616ACompact register set using a psram arrayNCR CO·Filed 1987·Granted Sep 26, 1989·2 cites·3 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →