GUPTA HITESH K

Zero keeper circuit with full design-for-test coverage