DEVTA-PRASA NARENDRA B

Test technique to apply a variable scan clock including a scan clock modifier on an integrated circuit