Inventor · disambiguated record
Dezso Takacs
Also filed as: TAKACS DEZSO · TAKACS DEZSOE
5 granted patents·171 citations·filing 1980–2001
82Inventor score
Top patents by PatentIndex Score
5 records- 0195US4342149AMethod of making very short channel length MNOS and MOS devices by double implantation of one conductivity type subsequent to other type implantationSIEMENS AG·Filed 1980·Granted Aug 3, 1982·131 cites·4 claims
- 0269US6661053B2Memory cell with trench transistorINFINEON TECHNOLOGIES AG·Filed 2001·Granted Dec 9, 2003·17 cites·18 claims
- 0348US4873668AIntegrated circuit in complementary circuit technology comprising a substrate bias generatorSIEMENS AG·Filed 1987·Granted Oct 10, 1989·11 cites·7 claims
- 0444US5045716AIntegrated circuit in complementary circuit technology comprising a substrate bias voltage generatorSIEMENS AG·Filed 1989·Granted Sep 3, 1991·7 cites·15 claims
- 0533US4807010AIntegrated circuit in complementary circuit technology comprising a substrate bias voltage generator and a Schottky diodeSIEMENS AG·Filed 1986·Granted Feb 21, 1989·5 cites·6 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →