MISRA SUSANTA

Logic gate size optimization process for an integrated circuit whereby circuit speed is improved while circuit area is optimized