Inventor
MOLINA JR RUBEN
US3 patents
Patents
3 patentsUS6810505B2Oct 26, 2004
Integrated circuit design flow with capacitive margin
LSI LOGIC CORP18 citations80
US6948142B2Sep 20, 2005
Intelligent engine for protection against injected crosstalk delay
LSI LOGIC CORP8 citations71
US6442737B1Aug 27, 2002
Method of generating an optimal clock buffer set for minimizing clock skew in balanced clock trees
LSI LOGIC CORP9 citations71