Inventor

MORTON SHANNON VANCE

GB2 patents

Patents

2 patents

US7266787B2Sep 4, 2007

Method for optimising transistor performance in integrated circuits

ICERA INC111 citations93

US7287237B2Oct 23, 2007

Aligned logic cell grid and interconnect routing architecture

ICERA INC5 citations55