CASTANO MARCO

Method for improving the data transfer in semi synchronous clock domains integrated circuits at any possible m/n clock ratio