Inventor

HRYCKOWIAN JOHN N

US2 patents

Patents

2 patents

US7519927B1Apr 14, 2009

Wiring methods to reduce metal variation effects on launch-capture clock pairs in order to minimize cycle-time overlap violations

IBM22 citations85

US4709166ANov 24, 1987

Complementary cascoded logic circuit

IBM19 citations70