Inventor

HIETER NATHANIEL

US2 patents

Patents

2 patents

US7178120B2Feb 13, 2007

Method for performing timing closure on VLSI chips in a distributed environment

IBM19 citations81

US11030367B2Jun 8, 2021

Out-of-context feedback hierarchical large block synthesis (HLBS) optimization

IBM0 citations41