PAMU ABHISHEK REDDY

Interconnect network for multi-tile system on chips