LU CAM L

Method of generating an efficient stuck-at fault and transition delay fault truncated scan test pattern for an integrated circuit design