LIM CHONG-TEIK

Architectural floorplan for a structured ASIC manufactured on a 28 NM CMOS process lithographic node or smaller