PALUSINSKI MICHAL

Vertex based layout pattern (VEP): a method and apparatus for describing repetitive patterns in IC mask layout