NEVES JOSE LUIS P CORREIA

Method for optimizing a VLSI floor planner using a path based hyper-edge representation