NAKAMATSU IKUO

Method of designing a layout of a semiconductor device, and a semiconductor device including a fin