MORISUYE KATUHIRO

Bipolar logic circuit having two multi-emitter transistors with an emitter of one connected to the collector of the other to prevent saturation