NEVES JOSE LUIS PONTES CORRELA

Optimization method of integrated circuit design for reduction of global clock load and balancing clock skew