MENASCE VICTOR J

Cache-memory architecture comprising a single address tag for each cache memory