AURACHER STEFAN G

Placement of a clock signal supply network during design of integrated circuits