LALLEMENT MONA

Method for designing a processor core in which a cell configured at either one or zero is provided for each bit of the configuration registers of the processor core