GAURAV RAGHU G

Portion isolation architecture for chip isolation test