Kemmier Bernd

Assigning nets to wiring planes using zero wire load and signal propagation timing for chip design