HUANG XIANRI

Method and system for correcting error in a PLL generated clock signal using a system clock of lower frequency and/or accuracy