LIN JHIH-YU

Single-ended SRAM with cross-point data-aware write operation