VAHTRA KAREN E

Method for generating design constraints for modules in a hierarchical integrated circuit design system