SHWARTZBURD VICTOR

Dynamic process for the generation of biased pseudo-random test patterns for the functional verification of hardware designs