HOLESOVSKY ALAN LEE

Method and system for layout versus schematic validation of integrated circuit designs