YOSIZAWA HIDEKI

Reconfigurable circuit having a pipeline structure for carrying out time division multiple processing