KER MING D

CMOS ESD protection circuit with parasitic SCR structures