Inventor · disambiguated record
Roberto Ravasio
Also filed as: RAVASIO ROBERTO
26 granted patents·4 pending applications·296 citations·filing 1992–2015
96Inventor score
Top patents by PatentIndex Score
30 records- 0197US7366014B2Double page programming system and methodST MICROELECTRONICS SRL·Filed 2006·Granted Apr 29, 2008·52 cites·22 claims
- 0292US7336538B2Page buffer circuit and method for multi-level NAND programmable memoriesST MICROELECTRONICS SRL·Filed 2006·Granted Feb 26, 2008·28 cites·22 claims
- 0390US7362616B2NAND flash memory with erase verify based on shorter evaluation timeST MICROELECTRONICS SRL·Filed 2006·Granted Apr 22, 2008·21 cites·35 claims
- 0488US7800943B2Integrated circuit having a memory cell arrangement and method for reading a memory cell state using a plurality of partial readingsQIMONDA AG·Filed 2008·Granted Sep 21, 2010·28 cites·25 claims
- 0582US7382660B2Method for accessing a multilevel nonvolatile memory device of the flash NAND typeST MICROELECTRONICS SRL·Filed 2006·Granted Jun 3, 2008·19 cites·19 claims
- 0679US8966335B2Method for performing error corrections of digital information codified as a symbol sequenceLUNELLI MASSIMILIANO·Filed 2007·Granted Feb 24, 2015·11 cites·14 claims
- 0777US7940575B2Memory device and method providing logic connections for data transferQIMONDA AG·Filed 2008·Granted May 10, 2011·9 cites·15 claims
- 0876US7394694B2Flash memory device with NAND architecture with reduced capacitive coupling effectST MICROELECTRONICS SRL·Filed 2006·Granted Jul 1, 2008·10 cites·25 claims
- 0974US7581153B2Memory with embedded error correction codesMICHELONI RINO·Filed 2005·Granted Aug 25, 2009·8 cites·27 claims
- 1073US7017099B2Method for error control in multilevel cells with configurable number of stored bitsST MICROELECTRONICS SRL·Filed 2002·Granted Mar 21, 2006·20 cites·25 claims
- 1170US7529136B2Method for compacting the erased threshold voltage distribution of flash memory devices during writing operationsMICHELONI RINO·Filed 2007·Granted May 5, 2009·7 cites·11 claims
- 1268US7031193B2Method and device for programming an electrically programmable non-volatile semiconductor memoryST MICROELECTRONICS SRL·Filed 2003·Granted Apr 18, 2006·16 cites·19 claims
- 1366US8065467B2Non-volatile, electrically-programmable memoryMICHELONI RINO·Filed 2007·Granted Nov 22, 2011·6 cites·16 claims
- 1466US7730357B2Integrated memory systemMICHELONI RINO·Filed 2004·Granted Jun 1, 2010·11 cites·18 claims
- 1563US7908543B2Reading method of a memory device with embedded error-correcting code and memory device with embedded error-correcting codeMARELLI ALESSIA·Filed 2007·Granted Mar 15, 2011·4 cites·22 claims
- 1657US7328397B2Method for performing error corrections of digital information codified as a symbol sequenceST MICROELECTRONICS SRL·Filed 2004·Granted Feb 5, 2008·7 cites·6 claims
- 1751US7937576B2Configuration of a multi-level flash memory deviceMICRON TECHNOLOGY INC·Filed 2006·Granted May 3, 2011·2 cites·14 claims
- 1851US7068540B2Method and device for programming an electrically programmable non-volatile semiconductor memoryST MICROELECTRONICS SRL·Filed 2003·Granted Jun 27, 2006·6 cites·12 claims
- 1948US8347201B2Reading method of a memory device with embedded error-correcting code and memory device with embedded error-correcting codeMICRON TECHNOLOGY INC·Filed 2011·Granted Jan 1, 2013·0 cites·20 claims
- 2048US7035142B2Non volatile memory device including a predetermined number of sectorsST MICROELECTRONICS SRL·Filed 2003·Granted Apr 25, 2006·5 cites·7 claims
- 2148US5418849AProcedure and device for adaptive digital cancellation of the echo generated in telephone connections with time-variant characteristicsSITS SOC IT TELECOM SIEMENS·Filed 1992·Granted May 23, 1995·21 cites·15 claims
- 2246US10630317B2Method for performing error corrections of digital information codified as a symbol sequenceMICRON TECHNOLOGY INC·Filed 2015·Granted Apr 21, 2020·0 cites·16 claims
- 2346US2008065937A1Nand flash memory device with ecc protected reserved area for non-volatile storage of redundancy dataST MICROELECTRONICS SRL·Filed 2007·Application pending·0 cites
- 2445US7221602B2Memory system comprising a semiconductor memoryST MICROELECTRONICS SRL·Filed 2003·Granted May 22, 2007·4 cites·28 claims
- 2538US6956773B2Circuit for programming a non-volatile memory device with adaptive program load controlST MICROELECTRONICS SRL·Filed 2003·Granted Oct 18, 2005·1 cites·24 claims
- 2636US7719894B2Method of programming cells of a NAND memory deviceCRIPPA LUCA·Filed 2007·Granted May 18, 2010·0 cites·17 claims
- 2736US2008062767A1Method of fixing a read evaluation time or the difference between a read charge voltage and a read discriminating voltage in a non-volatile nand type memory deviceST MICROELECTRONICS SRL·Filed 2007·Application pending·0 cites
- 2835US8572361B2Configuration of a multilevel flash memory deviceBOVINO ANGELO·Filed 2011·Granted Oct 29, 2013·0 cites·13 claims
- 2934US2006010363A1Method and system for correcting low latency errors in read and write non volatile memories, particularly of the flash typeST MICROELECTRONICS SRL·Filed 2005·Application pending·0 cites
- 3034US2006005109A1Method and system for correcting errors in electronic memory devicesST MICROELECTRONICS SRL·Filed 2005·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →