UDAYAKUMAR H

IC design flow incorporating optimal assumptions of power supply voltage drops at cells when performing timing analysis