Inventor
PAUPORTE ANDRE
FR9 patents
Patents
9 patentsUS5602841AFeb 11, 1997
Efficient point-to-point and multi-point routing mechanism for programmable packet switching nodes in high speed data transmission networks
IBM171 citations97
US5528587AJun 18, 1996
Programmable high performance data communication adapter for high speed packet transmission networks
IBM65 citations95
US5235700AAug 10, 1993
Checkpointing mechanism for fault-tolerant systems
IBM119 citations95
US5148527ASep 15, 1992
Interface for independently establishing a link and transmitting high level commands including logical addresses from dedicated microprocessor to shared intelligent memory
IBM22 citations92
US5471581ANov 28, 1995
Elastic configurable buffer for buffering asynchronous data
IBM24 citations91
US4597042AJun 24, 1986
Device for loading and reading strings of latches in a data processing system
IBM59 citations91
US6175910B1Jan 16, 2001
Speculative instructions exection in VLIW processors
IBM23 citations90
US4980852ADec 25, 1990
Non-locking queueing mechanism for enabling a receiver device to read from a queue without access synchronization with a sending device
IBM30 citations86
US5721944AFeb 24, 1998
Method and system for implementing relative time discriminations in a high speed data transmission network
IBM8 citations71