Inventor
DEUTSCH ALINA
US20 patents
Patents
20 patentsUS6311313B1Oct 30, 2001
X-Y grid tree clock distribution network with tunable tree and grid networks
IBM196 citations98
US6205571B1Mar 20, 2001
X-Y grid tree tuning method
IBM104 citations97
US5502392AMar 26, 1996
Methods for the measurement of the frequency dependent complex propagation matrix, impedance matrix and admittance matrix of coupled transmission lines
IBM199 citations96
US5534094AJul 9, 1996
Method for fabricating multi-layer thin film structure having a separation layer
IBM54 citations94
US5471090ANov 28, 1995
Electronic structures having a joining geometry providing reduced capacitive loading
IBM98 citations94
US5258236ANov 2, 1993
Multi-layer thin film structure and parallel processing method for fabricating same
IBM92 citations94
US7093206B2Aug 15, 2006
Computer aided design method and apparatus for modeling and analyzing on-chip interconnect structures
IBM30 citations92
US6546529B1Apr 8, 2003
Method for performing coupling analysis
IBM25 citations92
US6418401B1Jul 9, 2002
Efficient method for modeling three-dimensional interconnect structures for frequency-dependent crosstalk simulation
IBM24 citations92
US6342823B1Jan 29, 2002
System and method for reducing calculation complexity of lossy, frequency-dependent transmission-line computation
IBM37 citations90
US8035409B2Oct 11, 2011
System and method implementing short-pulse propagation technique on production-level boards with incremental accuracy and productivity levels
IBM11 citations80
US7319946B2Jan 15, 2008
Method for on-chip signal integrity and noise verification using frequency dependent RLC extraction and modeling techniques
IBM6 citations73
US4933635AJun 12, 1990
In-line process monitors for thin film wiring
IBM15 citations71
US6333680B1Dec 25, 2001
Method and system for characterizing coupling capacitance between integrated circuit interconnects
IBM10 citations70
US7844435B2Nov 30, 2010
Integrated circuit chip having on-chip signal integrity and noise verification using frequency dependent RLC extraction and modeling techniques
IBM4 citations62
US6963204B2Nov 8, 2005
Method to include delta-I noise on chip using lossy transmission line representation for the power mesh
IBM5 citations62
US5006918AApr 9, 1991
Floating orthogonal line structure for X-Y wiring planes
IBM2 citations62
US7006931B2Feb 28, 2006
System and method for efficient analysis of transmission lines
IBM3 citations61
US7480605B2Jan 20, 2009
Techniques for determining parameter variability for interconnects in the presence of manufacturing uncertainty
IBM3 citations60
US4221000ASep 2, 1980
Improved bubble domain storage array
IBM0 citations34