Inventor

REN KAIYU

US2 patents

Patents

2 patents

US7194666B1Mar 20, 2007

Bit error rate tester implemented in a programmable logic device

ALTERA CORP9 citations68

US7685485B2Mar 23, 2010

Functional failure analysis techniques for programmable integrated circuits

ALTERA CORP3 citations54