SIVTSOV ALEXEY

Method and apparatus for reducing area and complexity of instruction wakeup logic in a multi-strand out-of-order processor