Inventor · disambiguated record
Adil Bhanji
Also filed as: BHANJI ADIL
10 granted patents·3 pending applications·40 citations·filing 2008–2023
85Inventor score
Top patents by PatentIndex Score
13 records- 0190US10970455B1Apportionment aware hierarchical timing optimizationIBM·Filed 2020·Granted Apr 6, 2021·3 cites·18 claims
- 0284US8122404B2Performing a statistical timing abstraction for a hierarchical timing analysis of VLSI circuitsSINHA DEBJIT·Filed 2009·Granted Feb 21, 2012·15 cites·16 claims
- 0382US7788617B2Method of modeling and employing the CMOS gate slew and output load dependent pin capacitance during timing analysisIBM·Filed 2008·Granted Aug 31, 2010·12 cites·14 claims
- 0475US10831954B1Technology lookup table-based default assertion generation and consumption for timing closure of VLSI designsIBM·Filed 2019·Granted Nov 10, 2020·2 cites·20 claims
- 0570US8103997B2Method of employing slew dependent pin capacitances to capture interconnect parasitics during timing abstraction of VLSI circuitsSINHA DEBJIT·Filed 2009·Granted Jan 24, 2012·6 cites·21 claims
- 0667US9977850B2Callback based constraint processing for clock domain independenceIBM·Filed 2016·Granted May 22, 2018·1 cites·19 claims
- 0764US9607124B2Method of hierarchical timing closure employing dynamic load-sensitive feedback constraintsIBM·Filed 2015·Granted Mar 28, 2017·1 cites·13 claims
- 0856US10169503B2Callback based constraint processing for clock domain independenceIBM·Filed 2018·Granted Jan 1, 2019·0 cites·19 claims
- 0951US2024330551A1Timing analysis of a digital integrated circuit using intent based timing constraintsIBM·Filed 2023·Application pending·0 cites
- 1041US10318683B2Clock domain-independent abstractsIBM·Filed 2016·Granted Jun 11, 2019·0 cites·20 claims
- 1141US2019362043A1Dynamic update of macro timing models during higher-level timing analysisIBM·Filed 2018·Application pending·0 cites
- 1238US2019138916A1Cognitive system to iteratively expand a knowledge baseIBM·Filed 2017·Application pending·0 cites
- 1335US8185371B2Modeling full and half cycle clock variabilityBHANJI ADIL·Filed 2009·Granted May 22, 2012·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Adil Bhanji files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →