Inventor · disambiguated record
Alejandro Lenero Beracoechea
Also filed as: BERACOECHEA ALEJANDRO L · BERACOECHEA ALEJANDRO L L · BERACOECHEA ALEJANDRO LENERO
4 granted patents·2 pending applications·6 citations·filing 2004–2011
63Inventor score
Top patents by PatentIndex Score
6 records- 0157US9864711B2Automatic downstream to upstream mode switching at a universal serial bus physical layerWANG JENNIFER C·Filed 2011·Granted Jan 9, 2018·1 cites·19 claims
- 0255US7656891B1Method and apparatus enabling concurrent processing of contiguously and virtually concatenated payloadsINTEL CORP·Filed 2004·Granted Feb 2, 2010·3 cites·25 claims
- 0349US7460545B1Enhanced SDRAM bandwidth usage and memory management for TDM trafficINTEL CORP·Filed 2004·Granted Dec 2, 2008·2 cites·20 claims
- 0438US2007086479A1Techniques to buffer traffic in a communications systemLING JING·Filed 2006·Application pending·0 cites
- 0536US2007089030A1Configurable bandwidth allocation for data channels accessing a memory interfaceBERACOECHEA ALEJANDRO L L·Filed 2005·Application pending·0 cites
- 0635US8539131B2Root hub virtual transaction translatorCHANG NAI-CHIH·Filed 2010·Granted Sep 17, 2013·0 cites·18 claims
Join the waitlist — get patent alerts
Get an alert when Alejandro Lenero Beracoechea files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →