Inventor · disambiguated record
Alexander Y. Ostanevich
Also filed as: OSTANEVICH ALEXANDER Y
9 granted patents·3 pending applications·100 citations·filing 2000–2016
84Inventor score
Top patents by PatentIndex Score
12 records- 0184US6718541B2Register economy heuristic for a cycle driven multiple issue instruction schedulerELBRUS INTERNAT LTD·Filed 2000·Granted Apr 6, 2004·40 cites·6 claims
- 0277US6594824B1Profile driven code motion and schedulingELBRUS INTERNAT LTD·Filed 2000·Granted Jul 15, 2003·47 cites·28 claims
- 0362US8677338B2Data dependence testing for loop fusion with code replication, array contraction, and loop interchangeNG JOHN L·Filed 2008·Granted Mar 18, 2014·3 cites·18 claims
- 0461US6954927B2Hardware supported software pipelined loop prologue optimizationELBRUS INTERNAT·Filed 2001·Granted Oct 11, 2005·10 cites·28 claims
- 0546US10235171B2Method and apparatus to efficiently handle allocation of memory ordering buffers in a multi-strand out-of-order loop processorINTEL CORP·Filed 2016·Granted Mar 19, 2019·0 cites·20 claims
- 0644US10241801B2Method and apparatus to create register windows for parallel iterations to achieve high performance in HW-SW codesigned loop acceleratorINTEL CORP·Filed 2016·Granted Mar 26, 2019·0 cites·22 claims
- 0743US10241794B2Apparatus and methods to support counted loop exits in a multi-strand loop processorINTEL CORP·Filed 2016·Granted Mar 26, 2019·0 cites·20 claims
- 0843US10241789B2Method to do control speculation on loads in a high performance strand-based loop acceleratorINTEL CORP·Filed 2016·Granted Mar 26, 2019·0 cites·20 claims
- 0941US8453134B2Improving data locality and parallelism by code replicationNG JOHN L·Filed 2008·Granted May 28, 2013·0 cites·14 claims
- 1040US2002083423A1List scheduling algorithm for a cycle-driven instruction schedulerELBRUS INTERNAT·Filed 2001·Application pending·0 cites
- 1136US2018181398A1Apparatus and methods of decomposing loops to improve performance and power efficiencyINTEL CORP·Filed 2016·Application pending·0 cites
- 1235US2017090929A1Hardware-assisted software verification and secure executionMCAFEE INC·Filed 2015·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Alexander Y. Ostanevich files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →