Inventor · disambiguated record
Andreas H. A. Arp
Also filed as: ARP ANDREAS · ARP ANDREAS H A
49 granted patents·3 pending applications·103 citations·filing 2004–2024
97Inventor score
Files withIBM52
Top patents by PatentIndex Score
52 records- 0197US10326435B2Dynamic control of edge shift for duty cycle correctionIBM·Filed 2017·Granted Jun 18, 2019·24 cites·9 claims
- 0295US10063222B1Dynamic control of edge shift for duty cycle correctionIBM·Filed 2017·Granted Aug 28, 2018·14 cites·11 claims
- 0391US10148259B1Skew sensor with enhanced reliabilityIBM·Filed 2017·Granted Dec 4, 2018·6 cites·8 claims
- 0490US11043946B1Continuous skew adjustIBM·Filed 2020·Granted Jun 22, 2021·3 cites·20 claims
- 0589US10564664B2Integrated skew controlIBM·Filed 2017·Granted Feb 18, 2020·6 cites·11 claims
- 0685US11082034B1Cycle accurate skew adjustIBM·Filed 2020·Granted Aug 3, 2021·2 cites·20 claims
- 0784US11256284B2Integrated skew controlIBM·Filed 2020·Granted Feb 22, 2022·2 cites·18 claims
- 0882US11775004B2Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-chip die moduleIBM·Filed 2021·Granted Oct 3, 2023·1 cites·8 claims
- 0981US10348279B2Skew controlIBM·Filed 2017·Granted Jul 9, 2019·3 cites·3 claims
- 1080US10348278B2Method and apparatus for clock skew control with low jitter in an integrated circuitIBM·Filed 2018·Granted Jul 9, 2019·2 cites·20 claims
- 1179US9916409B2Generating a layout for an integrated circuitIBM·Filed 2015·Granted Mar 13, 2018·2 cites·10 claims
- 1278US8566771B1Automation of interconnect and routing customizationIBM·Filed 2012·Granted Oct 22, 2013·5 cites·20 claims
- 1377US11022998B2Optimally driving non-uniform clock mesh loadsIBM·Filed 2018·Granted Jun 1, 2021·2 cites·20 claims
- 1476US11163002B2Burn-in resilient integrated circuit for processorsIBM·Filed 2018·Granted Nov 2, 2021·2 cites·6 claims
- 1576US10355683B2Correcting duty cycle and compensating for active clock edge shiftIBM·Filed 2017·Granted Jul 16, 2019·2 cites·4 claims
- 1675US11275113B2Measuring a control system response timeIBM·Filed 2020·Granted Mar 15, 2022·1 cites·20 claims
- 1775US11181577B2Quantitative skew sensorIBM·Filed 2020·Granted Nov 23, 2021·1 cites·13 claims
- 1875US10158351B1Skew control apparatus and algorithm using a low pass filterIBM·Filed 2017·Granted Dec 18, 2018·2 cites·19 claims
- 1974US10546094B2Generating a layout for an integrated circuitIBM·Filed 2018·Granted Jan 28, 2020·1 cites·20 claims
- 2074US8912824B1Method and apparatus for detecting rising and falling transitions of internal signals of an integrated circuitIBM·Filed 2013·Granted Dec 16, 2014·3 cites·8 claims
- 2174US7526743B2Method for routing data paths in a semiconductor chip with a plurality of layersIBM·Filed 2005·Granted Apr 28, 2009·9 cites·25 claims
- 2273US10110205B2Method and apparatus for clock skew control with low jitter in an integrated circuitIBM·Filed 2016·Granted Oct 23, 2018·1 cites·17 claims
- 2372US12111684B2Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-chip die moduleIBM·Filed 2023·Granted Oct 8, 2024·0 cites·8 claims
- 2472US10684642B2Adaptive clock mesh wiringIBM·Filed 2018·Granted Jun 16, 2020·1 cites·25 claims
- 2570US11921157B2Burn-in resilient integrated circuit for processorsIBM·Filed 2021·Granted Mar 5, 2024·0 cites·6 claims
- 2670US9306547B2Duty cycle adjustment with error resiliencyIBM·Filed 2013·Granted Apr 5, 2016·3 cites·17 claims
- 2768US7996808B2Computer readable medium, system and associated method for designing integrated circuits with loop insertionsIBM·Filed 2008·Granted Aug 9, 2011·4 cites·8 claims
- 2865US8937494B1Method and apparatus for detecting rising and falling transitions of internal signals of an integrated circuitIBM·Filed 2013·Granted Jan 20, 2015·1 cites·8 claims
- 2962US12425013B1Implementing optimal coarse programmable delay setting in skew adjust closed loop controlIBM·Filed 2024·Granted Sep 23, 2025·0 cites·20 claims
- 3061US10651834B2Method and apparatus for clock skew control with low jitter in an integrated circuitIBM·Filed 2019·Granted May 12, 2020·0 cites·20 claims
- 3161US10361689B2Static compensation of an active clock edge shift for a duty cycle correction circuitIBM·Filed 2017·Granted Jul 23, 2019·0 cites·6 claims
- 3260US12461147B1Reducing voltage drooping in a microelectronic chipIBM·Filed 2024·Granted Nov 4, 2025·0 cites·20 claims
- 3360US11025239B2Static compensation of an active clock edge shift for a duty cycle correction circuitIBM·Filed 2019·Granted Jun 1, 2021·0 cites·12 claims
- 3459US10594307B2Skew sensor with enhanced reliabilityIBM·Filed 2018·Granted Mar 17, 2020·0 cites·17 claims
- 3559US10469063B2Method and apparatus for clock skew control with low jitter in an integrated circuitIBM·Filed 2019·Granted Nov 5, 2019·0 cites·20 claims
- 3659US10263606B2On-chip waveform measurementIBM·Filed 2017·Granted Apr 16, 2019·0 cites·2 claims
- 3758US11940836B2Dual chip clock synchronizationIBM·Filed 2022·Granted Mar 26, 2024·0 cites·20 claims
- 3858US11088684B2Calibrating internal pulses in an integrated circuitIBM·Filed 2018·Granted Aug 10, 2021·0 cites·20 claims
- 3958US10804889B2Double compression avoidanceIBM·Filed 2017·Granted Oct 13, 2020·0 cites·7 claims
- 4057US11176304B2Routing a cell of a semiconductor chipIBM·Filed 2019·Granted Nov 16, 2021·0 cites·20 claims
- 4157US10756714B2Skew controlIBM·Filed 2019·Granted Aug 25, 2020·0 cites·19 claims
- 4256US10622981B2Static compensation of an active clock edge shift for a duty cycle correction circuitIBM·Filed 2017·Granted Apr 14, 2020·0 cites·15 claims
- 4356US9953124B2Generating a layout for an integrated circuitIBM·Filed 2016·Granted Apr 24, 2018·0 cites·7 claims
- 4455US10581417B2Skew sensor with enhanced reliabilityIBM·Filed 2017·Granted Mar 3, 2020·0 cites·11 claims
- 4555US10312892B2On-chip waveform measurementIBM·Filed 2017·Granted Jun 4, 2019·0 cites·8 claims
- 4655US2025334999A1Clock synchronization in a multichip moduleIBM·Filed 2024·Application pending·0 cites
- 4752US10298217B2Double compression avoidanceIBM·Filed 2017·Granted May 21, 2019·0 cites·7 claims
- 4851US11113446B2Yield improving leaf cells optimization for semiconductor netlistsIBM·Filed 2020·Granted Sep 7, 2021·0 cites·15 claims
- 4951US10892744B2Correcting duty cycle and compensating for active clock edge shiftIBM·Filed 2017·Granted Jan 12, 2021·0 cites·18 claims
- 5051US2025321608A1Local clock driven detune on a continuous clock gridIBM·Filed 2024·Application pending·0 cites
Showing the top 50 of 52 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Andreas H. A. Arp files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →