Inventor · disambiguated record
Anthony M. Balistreri
Also filed as: BALISTRERI ANTHONY M · BALISTRERI ANTHONY MICHAEL
19 granted patents·658 citations·filing 1987–2009
96Inventor score
Top patents by PatentIndex Score
19 records- 0198US5390149ASystem including a data processor, a synchronous dram, a peripheral device, and a system clockTEXAS INSTRUMENTS INC·Filed 1994·Granted Feb 14, 1995·237 cites·69 claims
- 0294US4807189ARead/write memory having a multiple column select modeTEXAS INSTRUMENTS INC·Filed 1987·Granted Feb 21, 1989·92 cites·17 claims
- 0390US5299159ASerial register stage arranged for connection with a single bitlineTEXAS INSTRUMENTS INC·Filed 1992·Granted Mar 29, 1994·82 cites·9 claims
- 0482US5587954ARandom access memory arranged for operating synchronously with a microprocessor and a system including a data processor, a synchronous DRAM, a peripheral device, and a system clockTEXAS INSTRUMENTS INC·Filed 1994·Granted Dec 24, 1996·31 cites·53 claims
- 0578US4961171ARead/write memory having an on-chip input data registerTEXAS INSTRUMENTS INC·Filed 1987·Granted Oct 2, 1990·28 cites·15 claims
- 0676US8754496B2Field effect transistor having a plurality of field platesTSERNG HUA-QUEN·Filed 2009·Granted Jun 17, 2014·9 cites·20 claims
- 0770US5195056ARead/write memory having an on-chip input data register, having pointer circuits between a serial data register and input/output buffer circuitsTEXAS INSTRUMENTS INC·Filed 1991·Granted Mar 16, 1993·22 cites·11 claims
- 0864US5661692ARead/write dual port memory having an on-chip input data registerTEXAS INSTRUMENTS INC·Filed 1995·Granted Aug 26, 1997·18 cites·6 claims
- 0964US5590083AProcess of writing data from a data processor to a memory device register that is separate from the arrayTEXAS INSTRUMENTS INC·Filed 1993·Granted Dec 31, 1996·18 cites·19 claims
- 1063US5270973AVideo random access memory having a split register and a multiplexerTEXAS INSTRUMENTS INC·Filed 1990·Granted Dec 14, 1993·23 cites·10 claims
- 1161US5808958ARandom access memory with latency arranged for operating synchronously with a micro processor and a system including a data processor, a synchronous DRAM, a peripheral device, and a system clockTEXAS INSTRUMENTS INC·Filed 1995·Granted Sep 15, 1998·13 cites·71 claims
- 1258US5912854AData processing system arranged for operating synchronously with a high speed memoryTEXAS INSTRUMENTS INC·Filed 1997·Granted Jun 15, 1999·11 cites·38 claims
- 1357US5740179AMethod and apparatus for a design for test, parallel block write operationTEXAS INSTRUMENTS INC·Filed 1996·Granted Apr 14, 1998·18 cites·20 claims
- 1454US6088280AHigh-speed memory arranged for operating synchronously with a microprocessorTEXAS INSTRUMENTS INC·Filed 1999·Granted Jul 11, 2000·9 cites·27 claims
- 1552US5991186AFour-bit block write for a wide input/output random access memory in a data processing systemTEXAS INSTRUMENTS INC·Filed 1994·Granted Nov 23, 1999·14 cites·12 claims
- 1646US5517609AGraphics display system using tiles of dataTEXAS INSTRUMENTS INC·Filed 1990·Granted May 14, 1996·14 cites·21 claims
- 1741US5321665ADual-port memory having a serial register accessing arrangement with pulsed decodingTEXAS INSTRUMENTS INC·Filed 1992·Granted Jun 14, 1994·9 cites·7 claims
- 1840US5475649ADual-port memory has the serial register connected to the storage cells by single-sided bitlinesTEXAS INSTRUMENTS INC·Filed 1993·Granted Dec 12, 1995·7 cites·5 claims
- 1937US5982694AHigh speed memory arranged for operating synchronously with a microprocessorTEXAS INSTRUMENTS INC·Filed 1996·Granted Nov 9, 1999·3 cites·59 claims
Join the waitlist — get patent alerts
Get an alert when Anthony M. Balistreri files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →