Inventor · disambiguated record
Anatoli Bolotov
Also filed as: BOLOTOV ANATOLI · BOLOTOV ANATOLI A · BOLOTOV ANATOLI ALEKSANDROVICH
69 granted patents·4 pending applications·362 citations·filing 1997–2021
98Inventor score
Top patents by PatentIndex Score
73 records- 0188US8797668B1Systems and methods for penalty based multi-variant encodingLSI CORP·Filed 2013·Granted Aug 5, 2014·11 cites·20 claims
- 0286US9497160B1Symmetric NAT traversal for direct communication in P2P networks when some of the routing NATs are symmetricDIFFIE WHITFIELD·Filed 2013·Granted Nov 15, 2016·24 cites·48 claims
- 0386US8996969B2Low density parity check decoder with miscorrection handlingLSI CORP·Filed 2012·Granted Mar 31, 2015·10 cites·20 claims
- 0486US8929009B2Irregular low density parity check decoder with low syndrome error handlingLSI CORP·Filed 2013·Granted Jan 6, 2015·10 cites·24 claims
- 0583US6587990B1Method and apparatus for formula area and delay minimizationLSI LOGIC CORP·Filed 2000·Granted Jul 1, 2003·36 cites·12 claims
- 0681US8023644B2Multimode block cipher architecturesLSI CORP·Filed 2007·Granted Sep 20, 2011·10 cites·1 claims
- 0781US7415686B2Memory timing model with back-annotatingLSI CORP·Filed 2005·Granted Aug 19, 2008·12 cites·25 claims
- 0878US8359479B2High performance arithmetic logic unit (ALU) for cryptographic applications with built-in countermeasures against side channel attacksLSI CORP·Filed 2008·Granted Jan 22, 2013·9 cites·25 claims
- 0977US11269786B2Memory data protection based on authenticated encryptionINTEL CORP·Filed 2018·Granted Mar 8, 2022·2 cites·25 claims
- 1077US10725861B2Error correction code memory securityINTEL CORP·Filed 2018·Granted Jul 28, 2020·3 cites·24 claims
- 1177US8160242B2Efficient implementation of arithmetical secure hash techniquesGRINCHUK MIKHAIL·Filed 2008·Granted Apr 17, 2012·10 cites·21 claims
- 1276US7818703B2Density driven layout for RRAM configuration moduleLSI CORP·Filed 2007·Granted Oct 19, 2010·6 cites·14 claims
- 1375US8156391B2Data controlling in the MBIST chain architectureANDREEV ALEXANDRE·Filed 2008·Granted Apr 10, 2012·8 cites·29 claims
- 1471US7181563B2FIFO memory with single port memory modules for allowing simultaneous read and write operationsLSI LOGIC CORP·Filed 2003·Granted Feb 20, 2007·16 cites·9 claims
- 1570US8782487B2Systems and methods for locating and correcting decoder mis-correctionsYANG SHAOHUA·Filed 2012·Granted Jul 15, 2014·4 cites·20 claims
- 1670US7231383B2Search engine for large-width dataLSI CORP·Filed 2002·Granted Jun 12, 2007·24 cites·20 claims
- 1769US7856577B2Command language for memory testingLSI CORP·Filed 2007·Granted Dec 21, 2010·4 cites·18 claims
- 1869US7305593B2Memory mapping for parallel turbo decodingLSI CORP·Filed 2003·Granted Dec 4, 2007·13 cites·10 claims
- 1969US6662287B1Fast free memory address controllerLSI LOGIC CORP·Filed 2001·Granted Dec 9, 2003·24 cites·20 claims
- 2068US7072922B2Integrated circuit and process for identifying minimum or maximum input value among plural inputsLSI LOGIC CORP·Filed 2002·Granted Jul 4, 2006·13 cites·20 claims
- 2166US7961872B2Flexible hardware architecture for ECC/HECC based cryptographyLSI CORP·Filed 2007·Granted Jun 14, 2011·4 cites·1 claims
- 2265US8411853B2Alternate galois field advanced encryption standard roundFILSETH PAUL G·Filed 2008·Granted Apr 2, 2013·4 cites·20 claims
- 2364US8806227B2Data shredding RAID modeGRINCHUK MIKHAIL I·Filed 2007·Granted Aug 12, 2014·3 cites·22 claims
- 2464US6505336B1Channel router with buffer insertionLSI LOGIC CORP·Filed 2001·Granted Jan 7, 2003·10 cites·18 claims
- 2563US7839164B1Low depth programmable priority encodersLSI CORP·Filed 2009·Granted Nov 23, 2010·2 cites·20 claims
- 2662US8996971B2LDPC decoder trapping set identificationZHANG FAN·Filed 2012·Granted Mar 31, 2015·2 cites·20 claims
- 2762US8832532B2Dynamically controlling the number of local iterations in an iterative decoderBOLOTOV ANATOLI A·Filed 2012·Granted Sep 9, 2014·3 cites·19 claims
- 2862US6507939B1Net delay optimization with ramptime violation removalLSI LOGIC CORP·Filed 2001·Granted Jan 14, 2003·8 cites·18 claims
- 2959US8885276B2Systems and methods for shared layer data decodingLSI CORP·Filed 2013·Granted Nov 11, 2014·2 cites·20 claims
- 3059US7194717B2Compact custom layout for RRAM column controllerLSI LOGIC CORP·Filed 2004·Granted Mar 20, 2007·10 cites·27 claims
- 3159US6519746B1Method and apparatus for minimization of net delay by optimal buffer insertionLSI LOGIC CORP·Filed 2000·Granted Feb 11, 2003·6 cites·15 claims
- 3258US12174955B2Integrated circuit side-channel mitigation mechanismINTEL CORP·Filed 2021·Granted Dec 24, 2024·0 cites·18 claims
- 3358US6530063B1Method and apparatus for detecting equivalent and anti-equivalent pinsLSI LOGIC CORP·Filed 2000·Granted Mar 4, 2003·6 cites·15 claims
- 3457US9553612B2Decoding based on randomized hard decisionsSEAGATE TECHNOLOGY LLC·Filed 2015·Granted Jan 24, 2017·1 cites·20 claims
- 3557US7882406B2Built in test controller with a downloadable testing programLSI CORP·Filed 2008·Granted Feb 1, 2011·2 cites·20 claims
- 3657US7246337B2Density driven layout for RRAM configuration moduleLSI CORP·Filed 2004·Granted Jul 17, 2007·4 cites·9 claims
- 3756US8654969B2Cipher independent interface for cryptographic hardware serviceBOLOTOV ANATOLI·Filed 2009·Granted Feb 18, 2014·2 cites·13 claims
- 3855US7062726B2Method for generating tech-library for logic functionLSI LOGIC CORP·Filed 2003·Granted Jun 13, 2006·4 cites·24 claims
- 3955US6536016B1Method and apparatus for locating constants in combinational circuitsLSI LOGIC CORP·Filed 2000·Granted Mar 18, 2003·4 cites·20 claims
- 4054US7020865B2Process for designing comparators and adders of small depthLSI LOGIC CORP·Filed 2003·Granted Mar 28, 2006·3 cites·15 claims
- 4154US6453453B1Process for solving assignment problems in integrated circuit designs with unimodal object penalty functions and linearly ordered set of boxesLSI LOGIC CORP·Filed 2001·Granted Sep 17, 2002·3 cites·20 claims
- 4253US9281843B2Systems and methods for reduced constraint code data processingLSI CORP·Filed 2013·Granted Mar 8, 2016·1 cites·20 claims
- 4353US7219321B2Process and apparatus for memory mappingLSI LOGIC CORP·Filed 2004·Granted May 15, 2007·2 cites·20 claims
- 4452US7430694B2Memory BISR architecture for a sliceLSI CORP·Filed 2005·Granted Sep 30, 2008·2 cites·20 claims
- 4551US8302083B2Architecture and implementation method of programmable arithmetic controller for cryptographic applicationsBOLOTOV ANATOLI A·Filed 2009·Granted Oct 30, 2012·0 cites·10 claims
- 4651US8046643B2Transport subsystem for an MBIST chain architectureLSI CORP·Filed 2008·Granted Oct 25, 2011·2 cites·20 claims
- 4751US7216278B2Method and BIST architecture for fast memory testing in platform-based integrated circuitLSI LOGIC CORP·Filed 2004·Granted May 8, 2007·6 cites·19 claims
- 4850US10846437B2Compressed integrity check counters in memoryINTEL CORP·Filed 2018·Granted Nov 24, 2020·0 cites·24 claims
- 4950US9417847B2Low depth combinational finite field multiplierGASHKOV SERGEY B·Filed 2011·Granted Aug 16, 2016·1 cites·10 claims
- 5050US9037944B2Method for selecting a LDPC candidate codeLSI CORP·Filed 2012·Granted May 19, 2015·1 cites·20 claims
Showing the top 50 of 73 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Anatoli Bolotov files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →