Inventor · disambiguated record
Anand Haridass
Also filed as: HARIDASS ANAND
90 granted patents·8 pending applications·506 citations·filing 2001–2024
99Inventor score
Top patents by PatentIndex Score
98 records- 0197US7362697B2Self-healing chip-to-chip interfaceIBM·Filed 2003·Granted Apr 22, 2008·92 cites·7 claims
- 0292US8050174B2Self-healing chip-to-chip interfaceIBM·Filed 2010·Granted Nov 1, 2011·11 cites·26 claims
- 0392US7233170B2Programmable driver delayIBM·Filed 2005·Granted Jun 19, 2007·22 cites·20 claims
- 0491US7268570B1Apparatus and method for customized burn-in of cores on a multicore microprocessor integrated circuit chipIBM·Filed 2006·Granted Sep 11, 2007·24 cites·20 claims
- 0590US7813266B2Self-healing chip-to-chip interfaceIBM·Filed 2007·Granted Oct 12, 2010·11 cites·5 claims
- 0690US7646082B2Multi-layer circuit substrate and method having improved transmission line integrity and increased routing densityIBM·Filed 2007·Granted Jan 12, 2010·15 cites·16 claims
- 0789US9541971B2Multiple level computer system temperature management for cooling fan controlIBM·Filed 2013·Granted Jan 10, 2017·10 cites·16 claims
- 0889US7348667B2System and method for noise reduction in multi-layer ceramic packagesIBM·Filed 2005·Granted Mar 25, 2008·17 cites·20 claims
- 0988US9671840B2Multiple level computer system for temperature management for cooling fan controlIBM·Filed 2013·Granted Jun 6, 2017·7 cites·10 claims
- 1087US9697306B1Formal verification driven power modeling and design verificationIBM·Filed 2016·Granted Jul 4, 2017·4 cites·1 claims
- 1187US9460251B1Formal verification driven power modeling and design verificationIBM·Filed 2016·Granted Oct 4, 2016·4 cites·1 claims
- 1287US7765504B2Design method and system for minimizing blind via current loopsIBM·Filed 2007·Granted Jul 27, 2010·15 cites·30 claims
- 1387US7721119B2System and method to optimize multi-core microprocessor performance using voltage offsetsIBM·Filed 2006·Granted May 18, 2010·20 cites·30 claims
- 1487US7467050B2Method for detecting noise events in systems with time variable operating pointsIBM·Filed 2006·Granted Dec 16, 2008·16 cites·10 claims
- 1586US10031180B2Leakage power characterization at high temperatures for an integrated circuitIBM·Filed 2015·Granted Jul 24, 2018·3 cites·18 claims
- 1686US7420378B2Power grid structure to optimize performance of a multiple core processorIBM·Filed 2006·Granted Sep 2, 2008·12 cites·8 claims
- 1785US7389195B2Uniform power density across processor cores at burn-inIBM·Filed 2006·Granted Jun 17, 2008·11 cites·9 claims
- 1883US11743058B2NVDIMM security with physically unclonable functionsIBM·Filed 2020·Granted Aug 29, 2023·2 cites·6 claims
- 1983US11221905B2System to monitor computing hardware in a computing infrastructure facilityIBM·Filed 2018·Granted Jan 11, 2022·4 cites·20 claims
- 2082US7430800B2Apparatus and method for far end noise reduction using capacitive cancellation by offset wiringIBM·Filed 2005·Granted Oct 7, 2008·9 cites·11 claims
- 2181US8624297B2Multi-layer circuit substrate fabrication and design methods providing improved transmission line integrity and increased routing densityCHUN SUNGJUN·Filed 2009·Granted Jan 7, 2014·7 cites·9 claims
- 2280US7818599B2Statistical switched capacitor droop sensor for application in power distribution noise mitigationIBM·Filed 2007·Granted Oct 19, 2010·10 cites·25 claims
- 2379US7477068B2System for reducing cross-talk induced source synchronous bus clock jitterIBM·Filed 2008·Granted Jan 13, 2009·7 cites·9 claims
- 2478US8645889B2Noise coupling reduction and impedance discontinuity control in high-speed ceramic modulesCHOI JINWOO·Filed 2012·Granted Feb 4, 2014·4 cites·11 claims
- 2578US7607028B2Mitigate power supply noise response by throttling execution units based upon voltage sensingIBM·Filed 2006·Granted Oct 20, 2009·9 cites·20 claims
- 2678US7512183B2Differential transmitter circuitIBM·Filed 2005·Granted Mar 31, 2009·7 cites·7 claims
- 2778US7302664B2System and method for automatic insertion of on-chip decoupling capacitorsIBM·Filed 2005·Granted Nov 27, 2007·9 cites·17 claims
- 2877US8288657B2Noise coupling reduction and impedance discontinuity control in high-speed ceramic modulesCHOI JINWOO·Filed 2009·Granted Oct 16, 2012·6 cites·13 claims
- 2975US8826092B2Characterization and validation of processor linksBERRY JR ROBERT W·Filed 2011·Granted Sep 2, 2014·3 cites·8 claims
- 3075US6930507B2Thevenins receiverIBM·Filed 2003·Granted Aug 16, 2005·20 cites·42 claims
- 3174US9087135B2Characterization and validation of processor linksIBM·Filed 2014·Granted Jul 21, 2015·2 cites·19 claims
- 3274US7382151B1Method for reducing cross-talk induced source synchronous bus clock jitterIBM·Filed 2006·Granted Jun 3, 2008·5 cites·10 claims
- 3374US6772250B2Boundary scannable one bit precompensated CMOS driver with compensating pulse width controlIBM·Filed 2001·Granted Aug 3, 2004·16 cites·20 claims
- 3473US7208972B2Circuit for generating a tracking reference voltageIBM·Filed 2004·Granted Apr 24, 2007·17 cites·20 claims
- 3572US8832513B2Characterization and validation of processor linksIBM·Filed 2013·Granted Sep 9, 2014·2 cites·15 claims
- 3672US8813000B2System for designing substrates having reference plane voids with strip segmentsIBM·Filed 2013·Granted Aug 19, 2014·1 cites·2 claims
- 3772US8018837B2Self-healing chip-to-chip interfaceIBM·Filed 2009·Granted Sep 13, 2011·2 cites·4 claims
- 3872US7239213B2Reduced cross-talk signaling circuit and methodIBM·Filed 2005·Granted Jul 3, 2007·5 cites·19 claims
- 3971US9244799B2Bus interface optimization by selecting bit-lanes having best performance marginsIBM·Filed 2014·Granted Jan 26, 2016·2 cites·14 claims
- 4071US7503111B2Method for increasing wiring channels/density under dense via fieldsIBM·Filed 2005·Granted Mar 17, 2009·6 cites·7 claims
- 4169US8962475B2Multi-layer circuit substrate fabrication method providing improved transmission line integrity and increased routing densityIBM·Filed 2013·Granted Feb 24, 2015·1 cites·4 claims
- 4269US7821796B2Reference plane voids with strip segment for improving transmission line integrity over viasIBM·Filed 2008·Granted Oct 26, 2010·2 cites·13 claims
- 4369US7671273B2Method and apparatus for facilitating signal transmission using differential transmission linesIBM·Filed 2007·Granted Mar 2, 2010·4 cites·17 claims
- 4469US7266788B2Via/BSM pattern optimization to reduce DC gradients and pin current density on single and multi-chip modulesIBM·Filed 2005·Granted Sep 4, 2007·4 cites·18 claims
- 4568US10996074B2Activity recommendation based on a real-time mapping between activity characteristics and autonomous vehicle dynamicsIBM·Filed 2018·Granted May 4, 2021·1 cites·20 claims
- 4668US7667470B2Power grid structure to optimize performance of a multiple core processorIBM·Filed 2008·Granted Feb 23, 2010·3 cites·12 claims
- 4768US7376914B2Method and computer program product for designing power distribution system in a circuitIBM·Filed 2006·Granted May 20, 2008·4 cites·2 claims
- 4867US6951002B2Design techniques for analyzing integrated circuit device characteristicsIBM·Filed 2003·Granted Sep 27, 2005·12 cites·25 claims
- 4966US12306216B2Dynamic voltage regulator sensing for chiplet-based designsINTEL CORP·Filed 2022·Granted May 20, 2025·0 cites·19 claims
- 5066US9684465B2Memory power management and data consolidationIBM·Filed 2014·Granted Jun 20, 2017·1 cites·10 claims
Showing the top 50 of 98 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Anand Haridass files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →