Inventor · disambiguated record
Andrew M. Jones
Also filed as: JONES ANDREW M · JONES ANDREW MARQUIS
12 granted patents·2 pending applications·101 citations·filing 2006–2021
89Inventor score
Files withSUNEDISON SEMICONDUCTOR LTD UEN201334164H5GLOBALWAFERS CO LTD4MEMC ELECTRONIC MATERIALS2SUNEDISON SEMICONDUCTOR LTD2RIES MICHAEL J1
Top patents by PatentIndex Score
14 records- 0193US9831115B2Process flow for manufacturing semiconductor on insulator structures in parallelSUNEDISON SEMICONDUCTOR LTD (UEN201334164H)·Filed 2017·Granted Nov 28, 2017·10 cites·23 claims
- 0292US8859393B2Methods for in-situ passivation of silicon-on-insulator wafersRIES MICHAEL J·Filed 2011·Granted Oct 14, 2014·64 cites·5 claims
- 0391US10468294B2High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed on a substrate with a rough surfaceSUNEDISON SEMICONDUCTOR LTD·Filed 2017·Granted Nov 5, 2019·8 cites·30 claims
- 0490US10468295B2High resistivity silicon-on-insulator structure and method of manufacture thereofSUNEDISON SEMICONDUCTOR LTD UEN201334164H·Filed 2017·Granted Nov 5, 2019·7 cites·16 claims
- 0588US11145538B2High resistivity silicon-on-insulator structure and method of manufacture thereofGLOBALWAFERS CO LTD·Filed 2019·Granted Oct 12, 2021·5 cites·24 claims
- 0682US10622247B2Semiconductor on insulator structure comprising a buried high resistivity layerSUNEDISON SEMICONDUCTOR LTD·Filed 2017·Granted Apr 14, 2020·3 cites·28 claims
- 0781US11508612B2Semiconductor on insulator structure comprising a buried high resistivity layerGLOBALWAFERS CO LTD·Filed 2019·Granted Nov 22, 2022·2 cites·10 claims
- 0870US11699615B2High resistivity semiconductor-on-insulator wafer and a method of manufactureGLOBALWAFERS CO LTD·Filed 2021·Granted Jul 11, 2023·0 cites·11 claims
- 0966US10483152B2High resistivity semiconductor-on-insulator wafer and a method of manufacturingSUNEDISON SEMICONDUCTOR LTD UEN201334164H·Filed 2015·Granted Nov 19, 2019·1 cites·28 claims
- 1063US10381260B2Method of manufacturing high resistivity semiconductor-on-insulator wafers with charge trapping layersSUNEDISON SEMICONDUCTOR LTD UEN201334164H·Filed 2015·Granted Aug 13, 2019·1 cites·18 claims
- 1158US11139198B2High resistivity semiconductor-on-insulator wafer and a method of manufacturingGLOBALWAFERS CO LTD·Filed 2018·Granted Oct 5, 2021·0 cites·32 claims
- 1249US2010130021A1Method for processing a silicon-on-insulator structureMEMC ELECTRONIC MATERIALS·Filed 2009·Application pending·0 cites
- 1348US10381261B2Method of manufacturing high resistivity semiconductor-on-insulator wafers with charge trapping layersSUNEDISON SEMICONDUCTOR LTD UEN201334164H·Filed 2018·Granted Aug 13, 2019·0 cites·45 claims
- 1442US2007045738A1Method for the manufacture of a strained silicon-on-insulator structureMEMC ELECTRONIC MATERIALS·Filed 2006·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Andrew M. Jones files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →