Inventor · disambiguated record
Anantakotiraju Vegesna
Also filed as: VEGESNA ANANTAKOTIRAJU
4 granted patents·406 citations·filing 1990–1997
84Inventor score
Files withROSS TECHNOLOGY INC4
Top patents by PatentIndex Score
4 records- 0188US5488729ACentral processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and executionROSS TECHNOLOGY INC·Filed 1994·Granted Jan 30, 1996·156 cites·7 claims
- 0284US5884060AProcessor which performs dynamic instruction scheduling at time of execution within a single clock cycleROSS TECHNOLOGY INC·Filed 1997·Granted Mar 16, 1999·127 cites·15 claims
- 0379US5640588ACPU architecture performing dynamic instruction scheduling at time of execution within single clock cycleROSS TECHNOLOGY INC·Filed 1996·Granted Jun 17, 1997·93 cites·8 claims
- 0462US5226142AHigh performance register file with overlapping windowsROSS TECHNOLOGY INC·Filed 1990·Granted Jul 6, 1993·30 cites·13 claims
Join the waitlist — get patent alerts
Get an alert when Anantakotiraju Vegesna files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →