Inventor · disambiguated record
Ashok Swaminathan
Also filed as: SWAMINATHAN ASHOK
21 granted patents·2 pending applications·142 citations·filing 1999–2024
93Inventor score
Files withQUALCOMM INC18UNIV CALIFORNIA2CONEXANT SYSTEMS INC1FORD GLOBAL TECH LLC1PHILSAR SEMICONDUCTOR INC1
Top patents by PatentIndex Score
23 records- 0195US11271576B1Digital-to-analog converter (DAC) with common-mode correctionQUALCOMM INC·Filed 2021·Granted Mar 8, 2022·11 cites·28 claims
- 0293US10516412B1Image calibration for time-interleaved digital-to-analog converterQUALCOMM INC·Filed 2018·Granted Dec 24, 2019·19 cites·29 claims
- 0393US7999622B2Adaptive phase noise cancellation for fractional-N phase locked loopUNIV CALIFORNIA·Filed 2009·Granted Aug 16, 2011·26 cites·13 claims
- 0488US11705921B2Adaptive switch biasing scheme for digital-to-analog converter (DAC) performance enhancementQUALCOMM INC·Filed 2021·Granted Jul 18, 2023·2 cites·30 claims
- 0586US12381571B2Reconfigurable transmit digital-to-analog converter (DAC) circuitQUALCOMM INC·Filed 2022·Granted Aug 5, 2025·1 cites·29 claims
- 0683US12113499B2Wideband current-mode low-pass filter circuitsQUALCOMM INC·Filed 2022·Granted Oct 8, 2024·1 cites·24 claims
- 0781US6574287B1Frequency/Phase comparison circuit with gated reference and signal inputsCONEXANT SYSTEMS INC·Filed 2000·Granted Jun 3, 2003·30 cites·25 claims
- 0880US11990911B2Clock driver for time-interleaved digital-to-analog converterQUALCOMM INC·Filed 2022·Granted May 21, 2024·1 cites·32 claims
- 0975US6329939B1Method and apparatus for minimizing mismatch in a complex filterPHILSAR SEMICONDUCTOR INC·Filed 1999·Granted Dec 11, 2001·38 cites·24 claims
- 1072US9692396B2Ring oscillator architecture with controlled sensitivity to supply voltageQUALCOMM INC·Filed 2015·Granted Jun 27, 2017·4 cites·26 claims
- 1169US10797720B2Apparatus and method for measuring current source mismatches in current-steering DAC by re-using R2R networkQUALCOMM INC·Filed 2019·Granted Oct 6, 2020·2 cites·35 claims
- 1266US7986250B2Nonlinearity robust successive requantizerUNIV CALIFORNIA·Filed 2009·Granted Jul 26, 2011·5 cites·16 claims
- 1365US10454509B2Communication circuit including a transmitterQUALCOMM INC·Filed 2018·Granted Oct 22, 2019·1 cites·21 claims
- 1461US12081229B2Common-mode current removal schemes for digital-to-analog convertersQUALCOMM INC·Filed 2022·Granted Sep 3, 2024·0 cites·26 claims
- 1559US12040817B2Resistor network with adaptive resistance for digital-to-analog converter (DAC)QUALCOMM INC·Filed 2022·Granted Jul 16, 2024·0 cites·20 claims
- 1654US9634676B2Circuits and methods providing clock frequency adjustment in response to supply voltage changesQUALCOMM INC·Filed 2015·Granted Apr 25, 2017·1 cites·28 claims
- 1749US11728822B2Digital amplitude tracking current steering digital-to-analog converterQUALCOMM INC·Filed 2021·Granted Aug 15, 2023·0 cites·30 claims
- 1849US10862461B1Techniques for generating switch control signalsQUALCOMM INC·Filed 2019·Granted Dec 8, 2020·0 cites·18 claims
- 1948US2025385682A1Direct current offset calibration for digital-to-analog conversionQUALCOMM INC·Filed 2024·Application pending·0 cites
- 2042US9680391B2Multi-input scalable rectifier droop detectorQUALCOMM INC·Filed 2015·Granted Jun 13, 2017·0 cites·18 claims
- 2142US9054687B2VCO with linear gain over a very wide tuning rangeQUALCOMM INC·Filed 2013·Granted Jun 9, 2015·0 cites·19 claims
- 2240US9695886B2Clutch housing with integrated hydraulic lineFORD GLOBAL TECH LLC·Filed 2015·Granted Jul 4, 2017·0 cites·20 claims
- 2337US2022352899A1Data-dependent clock-gating switch driver for a digital-to-analog converter (dac)QUALCOMM INC·Filed 2021·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Ashok Swaminathan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →