Inventor · disambiguated record
Bart Reynolds
Also filed as: REYNOLDS BART
18 granted patents·450 citations·filing 1989–2020
94Inventor score
Top patents by PatentIndex Score
18 records- 0194US6467009B1Configurable processor system unitTRISCEND CORP·Filed 1998·Granted Oct 15, 2002·294 cites·109 claims
- 0276US11176296B1Unified data model for heterogeneous integrated circuitXILINX INC·Filed 2020·Granted Nov 16, 2021·1 cites·20 claims
- 0376US10402521B1Programmable integrated circuits for emulationXILINX INC·Filed 2017·Granted Sep 3, 2019·2 cites·18 claims
- 0476US7584448B1Constructing a model of a programmable logic deviceXILINX INC·Filed 2006·Granted Sep 1, 2009·9 cites·20 claims
- 0576US6754760B1Programmable interface for a configurable system busXILINX INC·Filed 2000·Granted Jun 22, 2004·24 cites·20 claims
- 0675US10331837B1Device graphics rendering for electronic designsXILINX INC·Filed 2016·Granted Jun 25, 2019·3 cites·18 claims
- 0773US5448493AStructure and method for manually controlling automatic configuration in an integrated circuit logic block arrayXILINX INC·Filed 1989·Granted Sep 5, 1995·61 cites·32 claims
- 0872US7451425B1Determining controlling pins for a tile module of a programmable logic deviceXILINX INC·Filed 2006·Granted Nov 11, 2008·7 cites·18 claims
- 0970US7451423B1Determining indices of configuration memory cell modules of a programmable logic deviceXILINX INC·Filed 2006·Granted Nov 11, 2008·6 cites·17 claims
- 1070US6704850B1Method and apparatus for determining the width of a memory subsystemTRISCEND CORP·Filed 2000·Granted Mar 9, 2004·16 cites·22 claims
- 1168US7451420B1Determining reachable pins of a network of a programmable logic deviceXILINX INC·Filed 2006·Granted Nov 11, 2008·5 cites·20 claims
- 1265US7472370B1Comparing graphical and netlist connections of a programmable logic deviceXILINX INC·Filed 2006·Granted Dec 30, 2008·4 cites·20 claims
- 1363US7536668B1Determining networks of a tile module of a programmable logic deviceXILINX INC·Filed 2006·Granted May 19, 2009·3 cites·20 claims
- 1463US7451424B1Determining programmable connections through a switchbox of a programmable logic deviceXILINX INC·Filed 2006·Granted Nov 11, 2008·3 cites·20 claims
- 1560US10956638B1Programmable integrated circuits for emulationXILINX INC·Filed 2019·Granted Mar 23, 2021·0 cites·20 claims
- 1657US6658547B1Method and apparatus for specifying address offsets and alignment in logic designTRISCEND CORP·Filed 2000·Granted Dec 2, 2003·6 cites·38 claims
- 1752US6661812B1Bidirectional bus for use as an interconnect routing resourceTRISCEND CORP·Filed 2000·Granted Dec 9, 2003·6 cites·18 claims
- 1839US6910002B1Method and apparatus for specifying addressability and bus connections in a logic designXILINX INC·Filed 2000·Granted Jun 21, 2005·0 cites·29 claims
Join the waitlist — get patent alerts
Get an alert when Bart Reynolds files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →