Inventor · disambiguated record
Badarish Mohan Subbannavar
Also filed as: SUBBANNAVAR BADARISH · SUBBANNAVAR BADARISH MOHAN
15 granted patents·10 pending applications·53 citations·filing 2009–2025
90Inventor score
Top patents by PatentIndex Score
25 records- 0192US9246489B1Integrated clock gating cell using a low area and a low power latchTEXAS INSTRUMENTS INC·Filed 2014·Granted Jan 26, 2016·13 cites·18 claims
- 0290US11946973B1Hold time improved low area flip-flop architectureTEXAS INSTRUMENTS INC·Filed 2022·Granted Apr 2, 2024·2 cites·20 claims
- 0389US9350327B2Flip-flops with low clock powerTEXAS INSTRUMENTS INC·Filed 2014·Granted May 24, 2016·9 cites·29 claims
- 0486US2025379562A1Low area and power multi-bit flip-flopTEXAS INSTRUMENTS INC·Filed 2025·Application pending·0 cites
- 0584US11043937B1Reduced area, reduced power flip-flopTEXAS INSTRUMENTS INC·Filed 2019·Granted Jun 22, 2021·4 cites·10 claims
- 0683US9425771B2Low area flip-flop with a shared inverterTEXAS INSTRUMENTS INC·Filed 2014·Granted Aug 23, 2016·6 cites·20 claims
- 0782US10382020B2Ultra-low power static state flip flopTEXAS INSTRUMENTS INC·Filed 2018·Granted Aug 13, 2019·3 cites·3 claims
- 0881US10056882B2Ultra-low power static state flip flopTEXAS INSTRUMENTS INC·Filed 2016·Granted Aug 21, 2018·3 cites·11 claims
- 0979US7825689B1Functional-input sequential circuitTEXAS INSTRUMENTS INC·Filed 2009·Granted Nov 2, 2010·12 cites·20 claims
- 1075US12418281B2Low area and power multi-bit flip-flopTEXAS INSTRUMENTS INC·Filed 2024·Granted Sep 16, 2025·0 cites·20 claims
- 1175US2024210472A1Hold time improved low area flip-flop architectureTEXAS INSTRUMENTS INC·Filed 2024·Application pending·0 cites
- 1275US2025027995A1Clock gating circuits and methods for dual-edge-triggered applicationsTEXAS INSTRUMENTS INC·Filed 2024·Application pending·0 cites
- 1371US12146912B1Clock gating circuits and methods for dual-edge-triggered applicationsTEXAS INSTRUMENTS INC·Filed 2023·Granted Nov 19, 2024·0 cites·20 claims
- 1463US9471278B2Low area full adder with shared transistorsTEXAS INSTRUMENTS INC·Filed 2014·Granted Oct 18, 2016·1 cites·18 claims
- 1562US11509294B2Reduced area, reduced power flip-flopTEXAS INSTRUMENTS INC·Filed 2021·Granted Nov 22, 2022·0 cites·6 claims
- 1660US2025176262A1Cell architecture with extended transistor geometryTEXAS INSTRUMENTS INC·Filed 2025·Application pending·0 cites
- 1755US2019319612A1Ultra-Low Power Static State Flip FlopTEXAS INSTRUMENTS INC·Filed 2019·Application pending·0 cites
- 1854US12211850B2Cell architecture with extended transistor geometryTEXAS INSTRUMENTS INC·Filed 2021·Granted Jan 28, 2025·0 cites·13 claims
- 1945US2025266813A1Methods and apparatus to perform clock gatingTEXAS INSTRUMENTS INC·Filed 2024·Application pending·0 cites
- 2043US11916555B2Flip-flop with internal circuit for generating inflated low and high pulse width signalsTEXAS INSTRUMENTS INC·Filed 2021·Granted Feb 27, 2024·0 cites·12 claims
- 2143US2025080093A1Synchronizer flip-flop circuitTEXAS INSTRUMENTS INC·Filed 2023·Application pending·0 cites
- 2241US11626879B2Integrated circuit including a combined logic cellTEXAS INSTRUMENTS INC·Filed 2021·Granted Apr 11, 2023·0 cites·20 claims
- 2340US2023135349A1Multi-row height composite cell with multiple logic functionsTEXAS INSTRUMENTS INC·Filed 2021·Application pending·0 cites
- 2438US2022342634A1Compact, high performance full addersTEXAS INSTRUMENTS INC·Filed 2021·Application pending·0 cites
- 2532US2012025885A1Multi-bit interlaced latchLAVERY KEVIN P·Filed 2010·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Badarish Mohan Subbannavar files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →