Inventor · disambiguated record
Bhoodev Kumar
Also filed as: KUMAR BHOODEV
13 granted patents·36 citations·filing 2006–2023
87Inventor score
Top patents by PatentIndex Score
13 records- 0193US9300275B1Multi-bit pulsed latch cell for use in an integrated circuitCIRRUS LOGIC INC·Filed 2014·Granted Mar 29, 2016·12 cites·41 claims
- 0278US7346820B2Testing of data retention latches in circuit devicesFREESCALE SEMICONDUCTOR INC·Filed 2006·Granted Mar 18, 2008·12 cites·20 claims
- 0374US12490038B2Apparatus and methods for detecting a microphone conditionCIRRUS LOGIC INT SEMICONDUCTOR LTD·Filed 2023·Granted Dec 2, 2025·0 cites·23 claims
- 0470US11082012B2Highly linear input and output rail-to-rail amplifierCIRRUS LOGIC INT SEMICONDUCTOR LTD·Filed 2019·Granted Aug 3, 2021·2 cites·24 claims
- 0570US10674296B2Microphone bias apparatus and methodCIRRUS LOGIC INT SEMICONDUCTOR LTD·Filed 2018·Granted Jun 2, 2020·2 cites·20 claims
- 0666US11641558B2Apparatus and methods for detecting a microphone conditionCIRRUS LOGIC INT SEMICONDUCTOR LTD·Filed 2020·Granted May 2, 2023·0 cites·24 claims
- 0766US7779284B2Techniques for operating a processor subsystem to service masked interrupts during a power-down sequenceFREESCALE SEMICONDUCTOR INC·Filed 2007·Granted Aug 17, 2010·4 cites·18 claims
- 0858US10305671B2Synchronous differential signaling protocolCIRRUS LOGIC INT SEMICONDUCTOR LTD·Filed 2016·Granted May 28, 2019·1 cites·36 claims
- 0954US8004319B2Programmable clock dividerFREESCALE SEMICONDUCTOR INC·Filed 2009·Granted Aug 23, 2011·3 cites·20 claims
- 1053US9633156B1Multi-bit pulsed latch cell for use in an integrated circuitCIRRUS LOGIC INC·Filed 2016·Granted Apr 25, 2017·0 cites·41 claims
- 1151US12261611B2Clock signal transitioning for multi-mode audio processing systemsCIRRUS LOGIC INT SEMICONDUCTOR LTD·Filed 2023·Granted Mar 25, 2025·0 cites·20 claims
- 1241US9276594B2Noise management method and circuit for asynchronous signalsCIRRUS LOGIC INC·Filed 2013·Granted Mar 1, 2016·0 cites·20 claims
- 1338US10128828B2Synchronous, internal clock edge alignment for integrated circuit testingCIRRUS LOGIC INT SEMICONDUCTOR LTD·Filed 2017·Granted Nov 13, 2018·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Bhoodev Kumar files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →